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CIRCUIT CONSIDERATIONS FOR DC TO DC 
CONVERSION ABOVE 10 KHZ 
G. Ernest Rodriguez 
SUMMARY 
Various circuits have been developed for DC to DC conversion 
in the frequency range of 400 HZ to 10 KHZ. Conversion above 10 
KHZ has usually been accomplished at the expense of efficiency. 
Power losses of several circuits a re  discussed and a method for 
optimizing the feedback loop of the "two transformer oscillator" 
for  operation above 10 KHZ is formulated. The method is used in 
the design of a converter at 25 KHZ, and preliminary results are 
presented. Selection of the transformer core material is based on 
displayed hysteresis loops during circuit operation of two core 
mate rials. 
iv 
CIRCUIT CONSIDERATIONS FOR DC TO DC 
CONVERSION ABOVE 10 KHZ 
INTRODUCTION 
Static conversion of DC to DC has been a prime requirement in the overall 
design of scientific satellites in order to provide the necessary voltage levels 
required by the complex experiments and instruments on board. Particular 
interest is placed on the individual efficiency of each converter, as it places a 
constraint on the overall power required by the spacecraft. Along with efficiency, 
performance, and reliability, the inevitable restriction on size and weight soon 
becomes a problem. 
Choosing a high frequency of operation for the converter enables the designer 
to meet the requirement of small size and weight. During the past two years, 
transistor manufacturers have increased the operating frequency capability of 
silicon power transistors to the point where the designer is no longer faced with 
the problem of choosing a good transistor for high frequency operation. 
Circuit Variations 
Several circuits developed for DC to DC conversion have become standard. 
The magnetic coupled multi-vibrator, Figure 1, is one such circuit.lV2 This 
circuit was later improved by Jensen3, Figure 2, and since then there have been 
several variations, Figure 3. Most of these circuits operate satisfactorily in 
the frequency range of 400 HZ to 10 KHZ, but in the frequency range of 10 KHZ to 
100 KHZ efficiency and performance become questionable. Therefore, for a 
converter to operate in this high frequency range, careful consideration of cir- 
cuitry and circuit design is necessary. 
If the circuit of Figure 1 is designed to operate in the frequency range of 
10  KHZ to 100 KHZ, a considerable amount of power is dissipated in the transis- 
tors. This power dissipated in the transistors can be expressed as: 
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Figure 1-Basic Magnet ic-coupled Multivibrator 
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Figure 2- Improved Magnetic -coupled Mu I tivi bra tor 
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where 
tsw = total time for switching ( trise and t f a l l )  
tcond = 1/2f -tsw 
f = frequency of operation 
Iavg = average collector current during tcond 
I:vg = average collector current during tsw 
= collector emitter voltage drop of transistor 
' ' c e  s a t  
Ebb = power source voltage level. 
From this it is evident that transistor dissipation becomes objectionable when 
tsw approaches T/2, but particularly when the collector current is rapidly in- 
creasing with time prior to switching, as is the case for the circuit of Figure 1. 
This increase of current is necessary for the operation of the circuit and is a 
result of the transformer T, demqnding more magnetizing current upon reaching 
saturation. The value of current which can flow at this time is dependent on the 
hp,, storage time of the transistor, and the available base drive. In most circuit 
designs of this type, the value of this current maximum is some factor between 
1 to 2 times the maximum load current and in some cases up to ten times the 
maximum load current. Consequently, the efficiency of this circuit would be very 
low in the high frequency range of 10 KHZ to 100 KHZ. 
The switching of conduction between the two transistors (in the circuit 
of Figure 2) is accomplished by reducing the base drive to the transistors. 
This lowers the value of Iivg and Isvg in the expression for P,, (A) and con- 
sequently reduces the power dissipated in the transistors. If the transformer T, 
is designed in such a way that the flux excursion is some fraction of the maximum 
flux capacity of the core, then the power dissipated in it will be less than the 
power dissipated in T, of Figure 1. (Assuming the same core material and size.) 
If the component parameters a re  such that the circuit is in complete symmetry, 
then the hysteresis loop of T, will be a minor loop centered around its axis of 
symmetry. However, this is usually not the case, as the symmetry of the circuit 
is upset by variations in transistor parameters. When this occurs, the hysteresis 
loop is no longer centered around its axis of symmetry, but close to one end of 
saturation. Provisions must, therefore, be incorporated to insure circuit sym- 
metry as  much as  possible. 
The circuit in Figure 3(a) is sometimes used in applications requiring 
a fixed frequency independent of Ebb. Here the frequency is dependent pri- 
marily on the LC product. The design of the circuit necessitates a base cur- 
rent well in excess of that required for saturation of Q, and Q2. As a result, 
3 
the storage time of the transistors is increased to such a magnitude that in order 
to remove the excess stored charges, a large reverse base current is required. 
This current must flow through the base-emitter junction of the opposite transis- 
tor, rendering it conductive, and since both transistors are conductive a large 
current surge is drained from the supply. This current surge occurs every time 
the transistors switch states, and represents power dissipation directly propor- 
tional to frequency. 
- 
The circuit in Figure 3(b) employs a current transformer in the feedback 
loop. Here the base drive is proportional to the load current, and the frequency 
of operation is determined by the core properties and the voltage induced in the 
feedback winding. Usually this voltage is equal to the base-emitter voltage of 
the transistor plus a diode voltage, and consequently circuit symmetry is greatly 
unbalanced by variations in Vbe between Q, and Q, . As the load current is re- 
duced, the base current is proportionately reduced and a condition arises where 
the circuit goes into a much higher frequency of operation. Provisions to prevent 
this from occurring and provisions for maintaining circuit symmetry are neces- 
sary for proper operation of this circuit at high frequency. 
. 
If the inductance L, of the circuit in Figure 3(a) is replaced by a resistor 
(as in Figure 3(c)), the frequency of operation is determined by the RC product, 
load, and transistor parameters. The maximum base current which can flow at 
the beginning of each half cycle is limited by the series resistance and rapidly 
decays until the transistor can no longer remain in conduction. Stored charges 
are reduced considerably in this circuit, (which results in good switching), but 
circuit symmetry is very poor. 
Efficiency Considerations 
A breakdown of the power 
would be : 
losses common to the various circuits described 
(a) transformer losses 
(b) rectifier and filter losses 
(c) transistor losses 
(d) feedback power losses 
The losses incurred by items (a) and (b) are somewhat fixed by the characteristics 
of the materials and components used and can be made a minimum by careful 
selection. Transistor losses (c) and losses in the feedback loop (d), however, 
depend largely on the type of circuit and the design procedure. 
4 
Figure 3-Variations of Square Wave Oscillators 
5 
Circuit Selection 
The designer is left with a favorable choice of circuit techniques for the lower - 
operating frequency, but must consider carefully the choice of circuit for the 
higher operating frequency. The basic two-transformer oscillator as shown in 
Figure 2 offers a good choice for  high frequency operation when considering 
stability from no load to full load, efficiency, and circuit symmetry. 
- 
Optimizing the Feedback Loop 
Attempting to design the two-transformer oscillator for  high frequency oper- 
ation readily leads to the question of the value of Rf, Figure 2. This value of Rf 
greatly affects the feedback power losses and thus must be optimized for high 
efficiency. 
For the circuit of Figure 2, the feedback loop can be considered as a sim- 
plified equivalent circuit. 
0 ' 2  
where: 
ef = feedback voltage from oscillator 
R, = feedback resistor 
T, = saturating square-loop transformer 
R, = equivalent resistance of base circuit 
eb = necessary base drive voltage. 
The voltage and current waveforms for the circuit are assumed to be square 
waves, or: 
e+ 
O O  T'  It T 
L 
For the circuit and the associated waveforms, the power dissipated can be 
expressed as: 
.- 
this expression reduces to: 
7 
where: 0 to  t represents the time transformer T, takes to saturate from 
one saturation flux level to the other saturation flux level. 
t ,  to T' represents the time after transformer T, saturates to the 
time the oscillator changes states, or  approximately the storage time 
of the transistor, t . 
T' represents one-half of the period. 
E, is the magnitude of the square wave voltage e f  , I, is the magnitude 
of the magnetizing current of transformer T,, 1, is the magnitude of 
the base current necessary for the switching transistors, andNb/N4 is 
the turns ratio of the secondary winding and primary winding of T,. 
With these assumptions and definitions, then: 
the value of R f  can be found by considering: 
E, = (I,,, +$ Ib) R, + Ed 
or  
-. 
-_ Defining u4 as a ratio such that: 
_- 
- -  E+ 
a+ - Ef 
then substituting for Ed, equation (4) reduces to: 
and substitution of (6) in (3) yields: 
Since 
then 
- - N b  - - - -  
N+ E+ a+ Ef 
where pb is the necessary power in the base circuit, o r ,  P, = EbIb. Using this 
new term, equation (7) becomes: 
Introducing a new term, X, such that t s  = xT', then equation 10 b m m ~ ~ s :  
9 
P,, = ( E, I,,, + - E;) [(I - x )  + 1 :-*I 
- 
the magnitude of Im is related to the core properties of transformer T,, and is: 
where: Hc is the coercive force of T, at the operating frequency 
em is the mean magnetic path length in centimeters 
N4, however, is related to E4 by: 
From this a relation for N4 can be found to be: 
E+ T'(1 - x) lo8 - 
N4 - +C 
where 
expressed as: 
is the flux capacity of transformer T, . Thus Equation (12) can be 
. 4 7 ~ ~ ~ e ~ + ~  x - 
I m  - u4 E, T'(l - x) 
Substituting Equat-m (14) in (11) and simplifying will yield: 
where: 
10 
and: 
pc = effective core loss 
Ac 
Bm 
= effective Core Cross-Sectional area 
= maximum flux-density saturation level 
- 
+c - 2BmAc 
f = desired operating frequency. 
Equation (15) expresses the power dissipated in the feedback loop, and is 
independent of the magnitude of the feedback voltage, E, , but is a function of 
P, , n , a+ and X. As originally defined, x is a function of the storage time of 
the switching transistors and the frequency of operation, or , x = t /T' = 2t  f , 
consequently it becomes important at the higher frequencies. The designer is 
left with a choice of ad between 0 and 1, and either zero or 1 is never used 
because for either case the circuit would not function as  intended. By taking the 
partial derivative of P, with respect to a+ and equating it to zero, an extreme 
value of p, can be found. The roots of 
a re  found to be: 
- 1 - 6  - 1 + &  
1 'X 1 -  x 42 
and a - - 
1 
d1 is an extraneous root because for any value of x between 0 and 1 ,adl ' 1, U 
thus the only real root is "4. The value of will range from 1/2 to 1 for 
values of x ranging from 0 to 1, and it can be shown that for any value of a+2 
in this range, the a2P, f /a  
P, will be a minimum. 
will be positive, and hence the extreme value of 
Equation (17) for a may be used to determine what value of a4 will result 
in minimum power consumption by the feedback loop. It is interesting to note 
that n is directly proportional to frequency , effective core volume, and the area 
42 
11 
of the hysterysis loop. These factors should be kept in mind when selecting the 
core material for T, , as  they will affect the value of n . 
Usually E, is chosen as  the voltage from collector to collector, but it can 
be obtained from any convenient secondary winding on T,. A low value of E, 
will result in a small number of turns and thus T, will be easier to wind. 
The value of R ,  can be determined from: 
where E, is in volts and P, in watts. 
n can be calculated from the core properties which are  known once the 
core material and size is chosen for T,. This in turn can be determined by 
choosing the core s ize  from the following relation: 
SP, (1 - x) x 10,' - 
+ c W A  - f (19) 
where: +,WA is the product of window area of the core and its flux capacity, 
and is a measure of the core-size. (A winding factor of .133 and a 
current rating of 750 cir  mils/amp was used to obtain equation (19).) 
' '  
Once the core-size for T, has been selected, N+ can be calculated by: 
- a+ E, (1 - X) x l o8  
N+ - 2f  +c 
Since the calculations of a+ and p, , involve x , or the storage time, it is 
necessary to measure the storage time of the transistor under the same con- 
ditions it will see in the final circuit configuration. 
12 
Selection of Transformer Mate rial 
The basis of operation for the circuits of Figures 2 and 3 rely on the opera- 
tion of the main transformer to be a non-saturating mode. This condition will 
only occur if the f lux excursion as seen by the transformer during each half cycle 
is identically the same as the other half, otherwise the transformer will be biased 
towards saturation in either direction, depending on circuit symmetry. The 
characteristics of the core material will determine the tendancy for the trans- 
former to saturate during the latter portion of a half cycle. 
High frequency operation readily indicates that eddy current losses become 
important, and, therefore, must be considered in the selection of core material. 
Ferrite cores offer low eddy current losses, but hysteresis losses sometimes 
become objectionable. Highly orientated core material, such as Round Permalloy 
80,tape wound cores of 1 mil to 1/8 mil, offer lower hysteresis losses, but their 
squareness is somewhat undesirable for the type of circuit requiring non-saturating 
ope ration. 
Design of a 25 KHZ DC to DC Converter 
The circuit as  shown in Figure 4 was designed for a power level of eight 
watts at  an input level of 15 volts, and at an operating frequency of 25 KHZ. 
The feedback loop was designed by the procedure as follows: 
1. Calculate Pb: 
and 
'b - IC 10 m a x  = (>)(&)&) 
where 
Po = Maximum power output 
. 8  = approximate overall efficiency 
10 = Drive factor for good saturation 
13 
4 0 
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T2 
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2N2658 - 
I19 I 
68 9 
N5 i! a 
4 
‘ I  
L 
HFlE LI 
H F I E  
I I 
T2 MAG, INC. 80609- 1/8 D E,,,, = 15VOLTS 
NI = 213 TURNS 
N2= N3 = 106 TURNS 
TI = INDIANA GENERAL CF-114-03 
NI = N, = N3= N,= 40 TURNS 
N,= 20 TURNS 
Figure 4-GDC to DC Converter at 25 KHZ 
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- E, - Vbe i- I , R ,  i- V, = 2.7 volts 
thus, P, = 0.18 watts. 
2. Calculate X: . -  
= 2f t s  = (2)(25)(4) x = 0.2 
3. Calculate ud : 
1 - v 5  - 1 - C T  
= 0.691 - - u+ - 1 - x  .8 
4. Choose core size and material for T,: 
5P,(1 - x) x lo1' 5 (.18)(.8) x lo8 
%+c - f = b) = 3.6 x lo6 - 
Select Core No. 80609 - 1/8D {Mag. Inc.} 
+ = 60, P = 4.2 c . m  
5. Calculate n :  
1.677 em Ac BmHc f x - 
p, (1 - x) n -  
(1.6)(3.14)(4.2)(30)( .15)(25) x lo-' 
( .  18)( *8) 
= 0.166 - n -  
-- 6. Calculate N+: 
u+E,  (1 - X) x lo8 - 
N4 - 2f +c 
15 
(.691)(7.5)( .8) x lo8 
= 138 turns - N, - (2)(25)(60) 
7. Calculate N, : 
c 
= 72 turns. 
- (138)(2.7) - -  
N b  - '4 - (.691)(7.5) E& 
8. CalculateR, : 
(7.5)2 (.691)( .309) 
= 57 n - R f  - (.18) 1.166 
9 .  Calculate Rb: 
l.lv 
67 ma 16 R 
- 'd - 'be - - - - ' 4  
*b - 'b 
The power dissipated in the feedback loop, calculated by using Equation (13) 
and actual values of x , a, was 0.38 watts, which compares to 0.35 watts meas- 
ured by the ea and ia photographs of Figure 12. 
The circuit in Figure 4 is a modification to that in Figure 2. The modifica- 
tion mainly consists of replacing R, with a diode and capacitor in parallel, plus 
the addition of a resistor in each leg of the base drive for the transistors. The 
diode presents a high impedance to the starting current and, therefore, increases 
the necessary resistance required for starting; it also presents a high impedance 
for reverse base current which is required to remove the stored charges in the 
conducting transistor prior to switching. Consequently, the opposite transistor 
presents the only path for this reverse current and this would tend to render it 
conductive. However, capacitor C, presents a low impedance path for the re- 
quired reverse base current and remains charged in the polarity so that the 
opposite transistor cannot be rendered conductive until the stored charges are  
removed from the conducting transistor. The resistors in the base lead provide 
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the necessary adjustment to obtain the best circuit symmetry with the available 
transistors and associated parameters. The two diodes connected across the 
induced during switching to some degree, but do not eliminate them. The diodes 
were found to exhibit a small degree of inductance prior to conduction, thereby 
reducing their ability to present a load to the voltage spike. 
c collector to emitter of each transistor reduce transient high speed voltage spikes 
- 
Eo ' 0 "  t Ei n 'in 
14.93 v 0 15.0 0.6 
13.86 v 3.6 w 14.97 4.5 
13.60 v 8.15 w 14.93 9.56 
Selection of the transformer core material necessitated a comparison of the 
B-H loops for two core materials; ferramic material 03 as manufactured by 
Indiana General Co. ,  and square permalloy 80, as manufactured by Magnetics, 
Inc. both of toroidal configuration. The Hysteresis loop of each core material 
was displayed on an oscilloscope during circuit operation by the technique as 
shown in Figure 5. 
transformer in such a way that they cancel out and leave only the magnetizing 
current to produce a voltage signal proportional to the magnetizing force. This 
was used for horizontal deflection, and a simple R-C integrator was used for 
vertical deflection to represent the flux-density excursion. The resultant dis- 
play is not very accurate, but sufficies to give a fair overall picture of the 
general shape. Two cases were considered; 
A current probe was used by arranging all the current carrying wires of the 
N f 
0 
80% 
85% 
1. Effect of load changes 
2. Effect of circuit symmetry. 
For load changes, a comparison of Figure 6 with Figure 7 indicates that the 
ferramic core material offers better stability of the B-H loop than the round perm- 
alloy 80. 
A comparison of Figure 8 with Figure 9 also indicates that the ferramic core 
material offers better stability for circuit symmetry. 
Remarks 
Efficiency of the converter was measured under the following conditions: 
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TEK. CURRENT PROBE i 7 L 
TO HOR I ZONTAL 
DEFLECTION, 561 SCOPE 
(PREAMP) 8 IN PLACE OF 
TIME-BASE 
N, = N,= N3 =N4 FOR ANY CORE MAT'L 
T, CORE MAT'L TRIED: 
TO VERTICAL 
DEFLECTION OF 
561 SCOPE F 0. l p f  - 
f,= 2 5  Kc  
I 
Hy Mu 80 ; FERRAMIC CORE 
Figure 5-Measurement Technique for Displaying Hysteresis 
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(4 
Converter at no load, 
horizontal deflections 
i s  20 ma/cm 
Converter a t  full load, 
horizontal deflection 
is  100 ma/cm 
Figure 6-In-Circuit Hysteresis Loop, Square Permalloy 80. 
(a 1 
Converter a t  no load, 
horizontal deflection 
i s  50 ma/cm 
Converter a t  full load, 
horizontal deflection 
i s  50 ma/cm 
Figure 7-In-Circuit Hysteresis Loop, Ferramie 03 Core Material. 
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(a ) 
Circui t  symmetry unbalanced 
by changing base resistor 
1 ohm 
Horizontal deflection 100 ma/cm 
b) 
Circui t  symmetry unbalanced 
by changing base resistor 
of opposite side by 1 ohm 
Horizontal deflection 100 ma/cm 
Figure 8-In-Circuit Hysteresis Loop, Square Permalloy 80 Core Material. 
Circui t  symmetry unbalanced 
by changing base resistor 
one ohm 
Horizontal deflection i s  50 ma/cm 
b) 
Circui t  symmetry unbalanced 
by changing base resistor 
of opposite side by one ohm 
Horizontal deflection i s  50 ma/cm 
Figure 9-In-Circuit Hysteresis Loop, Ferramie 03 Core Material. 
20 
Photographs of various waveforms of the circuit were taken and are shown in 
Figures.10-13. 
.r) The procedure outlined for designing the feedback loop proved to be very 
- useful and the approximations used checked favorably with the experimental 
results. The procedure also applies to lower frequency operation but is not as 
important as for the higher frequency range. 
7 -  
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(a) NO LOAD 
Vce = 20 v/cm 
10 p d c m  
f- I, = 50ma/cm 
(b) FULL LOAD 
-Vce = 20v/cm 
-Ic = 500 ma/cm 
10 p / c m  
Figure 10-Switching Characteristics of VCe and I,. 
(a) NO LOAD 
f- Vce = 20 v/cm 
+7_ I, = 50 ma/cm 
.2  p d c m  
(b) FULL LOAD - Vce = 20 v/cm 
+ I, = 500 ma/cm 
.2 p d c m  
Figure 11-Expanded Portion of Switching Characteristics of Vce and I,. 
Y 
22 
Figure 12-Feedback Loop Currents and Voltage Characteristics. 
(a) NO LOAD 
Vce at 10 v/cm 
. 2  ps/cm. 
Q l  
(b) FULL LOAD 
Vce at 10 v/cm 
.2 p / c m  
Q, 
Figure 13-Variations of Vce for No Load and Full Load. 
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